





H2
PKG_M_H_100,1






H4
PKG_M_H_100,1









< CTRL >
FPGA_INTERFACE




< RS232/SD >
FPGA_INTERFACE


RS232/SD






< RL_5V >
RL_INTERFACE





< RL_3V3 >
FPGA_INTERFACE





< RL_5V >
LVL_SHIFT













D1
C15



C12



C3 C4

C18

C6 C5

C19



R9
R5
R4

C1

