







< CTRL >
FPGA_INTERFACE






< RL_5V >
RL_INTERFACE





< RL_3V3 >
FPGA_INTERFACE




< RL_5V >
LVL_SHIFT











d18 
c8 

c7 



c9  c11 

c14 

c10  c12 

c15 

